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Abstract 
Register allocation and instruction scheduling are two important compilation techniques 
that help exploit instruction-level parallelism (ILP) in modern Superscalar and Very Long 
Instruction Word (VLIW) processors. It has been shown that integrating register alloca- 
tion and instruction scheduling phases leads to significant improvement in performance. 
Several studies have evaluated the performance of various register allocation and instruc- 
tion scheduling techniques. However, all these previous works have studied the perfor- 
mance of the techniques in the context of VLIW or in-order issue superscalar processors. 
In this thesis we evaluate four of the techniques - Postpass Scheduling, Prepass 
Scheduling, Parallel Interference Graph, and Integrated Prepass Scheduling methods - 
in the context of out-oforder (0-0-0) issue processors. The run-time scheduling and re- 
naming techniques of 0-0-0 issue processors are similar in spirit to what the complex 
register allocation and instruction scheduling techniques do at compile-time. Therefore, 
it is interesting to see if such techniques do improve the overall performance of programs 
in out-of-order issue processors. Our experimental results show that integrated techniques 
exhibit insignificant improvement in performance compared to Prepass or Postpass tech- 
niques. For benchmarks with high register pressure, it is observed t,hat reducing register 
spills is more important than performing aggressive basic-block scheduling in 0-0-0 issue 
processors. 
The second major contribution of the thesis deals with software pzpelining. Software 
pipelining is an aggressive instruction scheduling technique that exploits ILP by overlap 
ping the execution of successive iterations of a loop. Due to the overlapping nature of 
software pipelining, the lifetime of a variable can overlap with a subsequent definition 
of itself. Modulo- Variable Expansion (,LIVE) is a register renaming technique, wherein 
the constructed schedule is unrolled a number of times and the multiple definitions are 
renamed at compile-time. In this thesis we propose a new scheduling technique which is 
sensitive to MVE. In our approach, we unroll the data dependence graph of the original 
loop and re-schedule it with the MVE-sensitive scheduler. Such an approach is expected 
to result in better initiation rates as compared to the traditional approach. Additionally, 
our scheduling approach facilitates applying of several loopunrolling-based optimizations 
which are not possible in the traditional approach. We have implemented our approach 
and evaluated its performance on a large number of scientific benchmark kernels and on 
three machine models. 
